

INITIAL RELEASE **Final Electrical Specifications** LTC 1604

#### High Speed, 16-Bit, 333ksps Sampling A/D Converter with Shutdown

January 1998

1604 TA02

# FEATURES

- A Complete. 333ksps 16-Bit ADC
- 90dB S/(N+D) and -100dB THD (Typ)
- Power Dissipation: 220mW (Typ)
- No Pipeline Delay
- No Missing Codes over Temperature
- Nap (7mW) and Sleep ( $10\mu$ W) Shutdown Modes
- Operates with Internal 15ppm/°C Reference or External Reference
- True Differential Inputs Reject Common Mode Noise
- 5MHz Full Power Bandwidth
- ±2.5V Bipolar Input Range
- 36-Pin SSOP Package

# **APPLICATIONS**

- Telecommunications
- **Digital Signal Processing**
- Multiplexed Data Acquisition Systems
- High Speed Data Acquisition
- Spectrum Analysis
- **Imaging Systems**

#### TYPICAL APPLICATION 5V 2.2µF 10µF 10µF 10µF LTC1604 4096 Point FFT 36 0 AV<sub>DD</sub> AV<sub>DD</sub> DGND VREF $DV_{DD}$ f<sub>SAMPLE</sub> = 333kHz f<sub>IN</sub> = 100kHz SINAD = 89dB SHDN 33 -20 CS 32 THD = -96dBCONTROL -40 μΡ CONVST I OGIC 31 REFCOMP CONTROL AMPLITUDE (dB) 7 5k AND 2.5V $\overline{\mathsf{RD}}$ 30 1.75X LINES TIMING -60 REF 4 375 BUSY 27 0V<sub>DD</sub> -80 29 5V 0B LTC1604 3V -100 10uF OGND 28 DIFFERENTIAL 16-BIT OUTPUT -120 B15 TO B0 16-BIT ANALOG INPUT SAMPLING BUFFERS 2 AIN D15 TO D0 PARALLEL +25VADC BUS -140 80 0 20 40 60 100 120 140 160 11 TO 26 AGND FREQUENCY (kHz) AGND AGND AGND Vo **\_**5 6 Ĵ7 34 1604 TA01 10µF

# DESCRIPTION

The LTC®1604 is a 333ksps, 16-bit sampling A/D converter that draws only 220mW from ±5V supplies. This high performance device includes a high dynamic range sample-and-hold, a precision reference and a high speed parallel output. Two digitally selectable power shutdown modes provide power savings for low power systems.

The LTC1604's full-scale input range is  $\pm 2.5V$ . Outstanding AC performance includes 90dB S/(N+D) and -100dB THD at a sample rate of 333ksps.

The unique differential input sample-and-hold can acquire single-ended or differential input signals up to its 5MHz bandwidth. The 60dB common mode rejection allows users to eliminate ground loops and common mode noise by measuring signals differentially from the source.

The ADC has uP compatible, 16-bit parallel output port. There is no pipeline delay in conversion results. A separate convert start input and a data ready signal (BUSY) ease connections to FIFOs, DSPs and microprocessors.

T, LTC and LT are registered trademarks of Linear Technology Corporation.



Information furnished by Linear Technology Corporation is believed to be accurate and reliable. However, no responsibility is assumed for its use. Linear Technology Corporation makes no representation that the interconnection of its circuits as described herein will not infringe on existing patent rights.

# **ABSOLUTE MAXIMUM RATINGS**

#### $AV_{DD} = DV_{DD} = OV_{DD} = V_{DD}$ (Notes 1, 2)

Supply Voltage (V <sub>DD</sub> ) 6V
Negative Supply Voltage (V <sub>SS</sub> ) –6V
Total Supply Voltage (V <sub>DD</sub> to V <sub>SS</sub> ) 12V
Analog Input Voltage
(Note 3) $(V_{SS} - 0.3V)$ to $(V_{DD} + 0.3V)$
Digital Input Voltage (Note 4)0.3V to 10V
Digital Output Voltage – 0.3V to (V <sub>DD</sub> + 0.3V)
Power Dissipation 500mW
Operating Temperature Range 0°C to 70°C
Storage Temperature Range –65°C to 150°C
Lead Temperature (Soldering, 10 sec) 300°C

## PACKAGE/ORDER INFORMATION

	TOP VIEW	•	ORDER PART NUMBER
A <sub>IN</sub> <sup>+</sup> 1		36 AV <sub>DD</sub>	FANT NUMBEN
A <sub>IN</sub> <sup>-</sup> 2		35 AV <sub>DD</sub>	1 70100400
V <sub>REF</sub> 3		34 V <sub>SS</sub>	LTC1604CG
REFCOMP 4		33 SHDN	
AGND 5		32 CS	
AGND 6		31 CONV	
AGND 7		30 RD	
AGND 8		29 OV <sub>DD</sub>	
DV <sub>DD</sub> 9		28 OGND	
DGND 10		27 BUSY	
D15 11		26 D0	
D14 12		25 D1	
D13 13		24 D2	
D12 14		23 D3	
D11 15		22 D4	
D10 16		21 D5	
D9 17		20 D6	
D8 18		19 D7	
TJ	G PACKAGE 36-LEAD PLASTIC SSOP <sub>MAX</sub> = 125°C, θ <sub>JA</sub> = 95°C/W		

Consult factory for A grade, Industrial and Military grade parts.

# **CONVERTER CHARACTERISTICS** With Internal Reference (Notes 5, 6)

PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
Resolution (No Missing Codes)		•	15	16		Bits
Integral Linearity Error	(Note 7)	•		±1	±4	LSB
Offset Error	(Note 8)	•		±0.05	±0.125	%
Full-Scale Error	Internal Reference External Reference			±0.125	±0.25 ±0.25	% %
Full-Scale Tempco	I <sub>OUT</sub> (Reference) = 0			±10	±45	ppm/°C

## ANALOG INPUT

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
V <sub>IN</sub>	Analog Input Range (Note 2)	$4.75 \le V_{DD} \le 5.25V, -5.25 \le V_{SS} \le -4.75V$	•		±2.5		V
I <sub>IN</sub>	Analog Input Leakage Current	CS = High	•			±1	μA
C <sub>IN</sub>	Analog Input Capacitance	Between Conversions During Conversions			43 5		pF pF
t <sub>ACQ</sub>	Sample-and-Hold Acquisition Time				380		ns
t <sub>AP</sub>	Sample-and-Hold Acquisition Delay Time				-1.5		ns
t <sub>jitter</sub>	Sample-and-Hold Acquisition Delay Time Jitter				5		ps <sub>RMS</sub>
CMRR	Analog Input Common Mode Rejection Ratio	$-2.5V < (A_{IN}^{-} = A_{IN}^{+}) < 2.5V$			60		dB



#### DYNAMIC ACCURACY (Note 5)

SYMBOL	PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
S/(N + D)	Signal-to-(Noise + Distortion) Ratio	5kHz Input Signal 100kHz Input Signal		90 89		dB dB
THD	Total Harmonic Distortion Up to 5th Harmonic	5kHz Input Signal 100kHz Input Signal		-100 -94		dB dB
	Peak Harmonic or Spurious Noise	100kHz Input Signal		96		dB
IMD	Intermodulation Distortion	f <sub>IN1</sub> = 29.37kHz, f <sub>IN2</sub> = 32.446kHz		82		dB
	Full Power Bandwidth			5		MHz
	Full Linear Bandwidth $(S/(N + D) \ge 84dB)$			350		kHz

### INTER AL REFERENCE CHARACTERISTICS (Note 5)

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
V <sub>REF</sub> Output Voltage	$I_{OUT} = 0$	2.475	2.500	2.515	V
V <sub>REF</sub> Output Tempco	$I_{OUT} = 0$		±15	±45	ppm/°C
V <sub>REF</sub> Line Regulation	$4.75 \le V_{DD} \le 5.25V$ $-5.25V \le V_{SS} \le -4.75V$		0.01 0.01		LSB/V LSB/V
V <sub>REF</sub> Output Resistance	$0 \le  I_{OUT}  \le 1mA$		7.5		kΩ
REFCOMP Output Voltage	$I_{OUT} = 0$		4.375		V

# DIGITAL INPUTS AND DIGITAL OUTPUTS (Note 5)

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
V <sub>IH</sub>	High Level Input Voltage	V <sub>DD</sub> = 5.25V	•	2.4			V
V <sub>IL</sub>	Low Level Input Voltage	V <sub>DD</sub> = 4.75V	•			0.8	V
I <sub>IN</sub>	Digital Input Current	V <sub>IN</sub> = 0V to V <sub>DD</sub>	•			±10	μA
CIN	Digital Input Capacitance				5		pF
V <sub>OH</sub>	High Level Output Voltage	V <sub>DD</sub> = 4.75V, I <sub>OUT</sub> = -10μA V <sub>DD</sub> = 4.75V, I <sub>OUT</sub> = -400μA	•	4.0	4.5		V V
V <sub>OL</sub>	Low Level Output Voltage	V <sub>DD</sub> = 4.75V, I <sub>OUT</sub> = 160µA V <sub>DD</sub> = 4.75V, I <sub>OUT</sub> = 1.6mA	•		0.05 0.10	0.4	V V
I <sub>OZ</sub>	Hi-Z Output Leakage D15 to D0	$V_{OUT} = 0V$ to $V_{DD}$ , $\overline{CS}$ High	•			±10	μA
C <sub>OZ</sub>	Hi-Z Output Capacitance D15 to D0	CS High (Note 9)	•			15	pF
ISOURCE	Output Source Current	V <sub>OUT</sub> = 0V			-10		mA
I <sub>SINK</sub>	Output Sink Current	$V_{OUT} = V_{DD}$			10		mA



### POWER REQUIREMENTS (Note 5)

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
V <sub>DD</sub>	Positive Supply Voltage	(Notes 10, 11)		4.75		5.25	V
V <sub>SS</sub>	Negative Supply Voltage	(Note 10)		-4.75		-5.25	V
I <sub>DD</sub>	Positive Supply Current Nap Mode Sleep Mode	$\overline{CS} = \overline{RD} = 0V$ $\overline{CS} = 0V, \overline{SHDN} = 0V$ $\overline{CS} = 5V, \overline{SHDN} = 0V$	•		18 1.5 1	27 2.4 100	mA mA μA
I <sub>SS</sub>	Negative Supply Current Nap Mode Sleep Mode	$\overline{CS} = \overline{RD} = 0V$ $\overline{CS} = 0V, \overline{SHDN} = 0V$ $\overline{CS} = 5V, \overline{SHDN} = 0V$	•		26 1 1	37 100 100	mA μA μA
P <sub>D</sub>	Power Dissipation Nap Mode Sleep Mode	$\overline{CS} = \overline{RD} = 0V$ $\overline{CS} = 0V, \overline{SHDN} = 0V$ $\overline{CS} = 5V, \overline{SHDN} = 0V$	•		220 7.5 0.01	320 12 1	mW mW mW

# TIMING CHARACTERISTICS (Note 5)

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
f <sub>SMPL(MAX)</sub>	Maximum Sampling Frequency		•	333			kHz
t <sub>CONV</sub>	Conversion Time		•	1.5	2.45	2.8	μs
t <sub>ACQ</sub>	Acquisition Time	(Note 9)	•			480	ns
t <sub>ACQ+CONV</sub>	Throughput Time (Acquisition + Conversion)		•			3	μs
t <sub>1</sub>	CS to RD Setup Time	(Notes 9, 10)	•	0			ns
t <sub>2</sub>	$\overline{\text{CS}}\downarrow$ to $\overline{\text{CONVST}}\downarrow$ Setup Time	(Notes 9, 10)	•	10			ns
t <sub>3</sub>	$\overline{\text{SHDN}}\downarrow$ to $\overline{\text{CS}}\uparrow$ Setup Time	(Notes 9, 10)	•	10			ns
t <sub>4</sub>	$\overline{SHDN}$ to $\overline{CONVST}$ $\downarrow$ Wake-Up Time	$\overline{\text{CS}}$ = Low (Note 10)			400		ns
t <sub>5</sub>	CONVST Low Time	(Note 10)	•	40			ns
t <sub>6</sub>	CONVST to BUSY Delay	C <sub>L</sub> = 25pF	•		36	80	ns ns
t <sub>7</sub>	Data Ready Before BUSY↑		•	32	60		ns ns
t <sub>8</sub>	Delay Between Conversions	(Note 10)	•	200			ns
t9	Wait Time RD↓ After BUSY↑	(Note 10)	•	-5			ns
t <sub>10</sub>	Data Access Time After $\overline{\text{RD}}\downarrow$	C <sub>L</sub> = 25pF	•		40	50 60	ns ns
		C <sub>L</sub> = 100pF	•		45	60 75	ns ns
t <sub>11</sub>	Bus Relinquish Time	LTC1604C LTC1604I	•		50	60 70 75	ns ns ns
t <sub>12</sub>	RD Low Time	(Note 10)	•	t <sub>10</sub>			ns
t <sub>13</sub>	CONVST High Time	(Note 10)	•	40			ns
t <sub>14</sub>	Aperture Delay of Sample-and-Hold				2		ns



### TIMING CHARACTERISTICS (Note 5)

The  ${\ensuremath{\bullet}}$  denotes specifications that apply over the full operating temperature range.

**Note 1:** Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.

**Note 2:** All voltage values are with respect to ground with DGND, OGND and AGND wired together unless otherwise noted.

**Note 3:** When these pin voltages are taken below V<sub>SS</sub> or above V<sub>DD</sub>, they will be clamped by internal diodes. This product can handle input currents greater than 100mA below V<sub>SS</sub> or above V<sub>DD</sub> without latchup.

**Note 4:** When these pin voltages are taken below  $V_{SS}$ , they will be clamped by internal diodes. This product can handle input currents greater than 100mA below  $V_{SS}$  without latchup. These pins are not clamped to  $V_{DD}$ .

Note 5:  $V_{DD}$  = 5V,  $V_{SS}$  = -5V,  $f_{SMPL}$  = 333kHz, and  $t_r$  =  $t_f$  = 5ns unless otherwise specified.

Note 6: Linearity, offset and full-scale specification apply for a single-ended  $A_{IN}^+$  input with  $A_{IN}^-$  grounded.

**Note 7:** Integral nonlinearity is defined as the deviation of a code from a straight line passing through the actual endpoints of the transfer curve. The deviation is measured from the center of the quantization band.

**Note 8:** Bipolar offset is the offset voltage measured from -0.5LSB when the output code flickers between 0000 0000 0000 0000 and 1111 1111 1111 1111 1111.

Note 9: Guaranteed by design, not subject to test.

Note 10: Recommended operating conditions.

**Note 11:** The falling CONVST edge starts a conversion. If CONVST returns high at a critical point during the conversion it can create small errors. For best performance ensure that CONVST returns high either within 250ns after conversion start or after BUSY rises.

### PIN FUNCTIONS

 $A_{IN}^+$  (Pin 1): Positive Analog Input. The ADC converts the difference voltage between  $A_{IN}^+$  and  $A_{IN}^-$  with a differential range of ±2.5V.  $A_{IN}^+$  has a ±2.5V input range when  $A_{IN}^-$  is grounded.

 $A_{IN}^{-}$  (Pin 2): Negative Analog Input. Can be grounded, tied to a DC voltage or driven differentially with  $A_{IN}^{+}$ .

 $V_{REF}$  (Pin 3): 2.5V Reference Output. Bypass to AGND with 2.2µF tantalum in parallel with 0.1µF ceramic.

**REFCOMP (Pin 4):** 4.375 Reference Compensation Pin. Bypass to AGND with  $47\mu$ F tantalum in parallel with  $0.1\mu$ F ceramic.

**AGND (Pins 5 to 8):** Analog Grounds. Tie to analog ground plane.

 $DV_{DD}$  (Pin 9): 5V Digital Power Supply. Bypass to DGND with 10µF tantalum in parallel with 0.1µF ceramic.

**DGND (Pin 10):** Digital Ground for Internal Logic. Tie to analog ground plane.

**D15 to D0 (Pins 11 to 26):** Three-State Data Outputs. D15 is the Most Significant Bit.

**BUSY** (Pin 27): The BUSY output shows the converter status. It is low when a conversion is in progress. Data is valid on the rising edge of BUSY.

OGND (Pin 28): Digital Ground for Output Drivers.

 $OV_{DD}$  (Pin 29): Digital Power Supply for Output Drivers. Bypass to OGND with  $10\mu$ F tantalum in parallel with  $0.1\mu$ F ceramic.

**RD** (Pin 30): Read Input. A logic low enables the output drivers when CS is low.

**CONVST** (Pin 31): Conversion Start Signal. This active low signal starts a conversion on its falling edge when  $\overline{CS}$  is low.

**CS** (Pin 32): The Chip Select Input. Must be low for the ADC to recognize CONVST and RD inputs.

**SHDN** (Pin 33): Power Shutdown. Drive this pin low with CS low for nap mode. Drive this pin low with CS high for sleep mode.


 $V_{SS}$  (Pin 34): -5V Negative Supply. Bypass to AGND with 10 $\mu$ F tantalum in parallel with 0.1 $\mu$ F ceramic.

 $AV_{DD}$  (Pin 35): 5V Analog Power Supply. Bypass to AGND with 10µF tantalum in parallel with 0.1µF ceramic.

 $AV_{DD}$  (Pin 36): 5V Analog Power Supply. Bypass to AGND with  $10\mu$ F tantalum in parallel with  $0.1\mu$ F ceramic and connect this pin to Pin 35 with a  $10\Omega$  resistor.




# FUNCTIONAL BLOCK DIAGRAM



**TEST CIRCUITS** 






(a) Hi-z to  $v_{\rm OH}$  and  $v_{\rm OL}$  to  $v_{\rm OH}$ 

(B) Hi-Z TO V<sub>OL</sub> AND V<sub>OH</sub> TO V<sub>OL</sub>  $_{1604 \text{ tcol}}$ 

Load Circuits for Output Float Delay





#### **CONVERSION DETAILS**

The LTC1604 uses a successive approximation algorithm and internal sample-and-hold circuit to convert an analog signal to a 16-bit parallel output. The ADC is complete with a sample-and-hold, a precision reference and an internal clock. The control logic provides easy interface to microprocessors and DSPs. (Please refer to the Digital Interface section for the data format.)

Conversion start is controlled by the  $\overline{CS}$  and  $\overline{CONVST}$  inputs. At the start of the conversion the successive approximation register (SAR) resets. Once a conversion cycle has begun it cannot be restarted.

During the conversion, the internal differential 16-bit capacitive DAC output is sequenced by the SAR from the Most Significant Bit (MSB) to the Least Significant Bit (LSB). Referring to Figure 1, the  $A_{IN}^+$  and  $A_{IN}^-$  inputs are acquired during the acquire phase and the comparator




Figure 1. Simplified Block Diagram

offset is nulled by the zeroing switches. In this acquire phase, a duration of 480ns will provide enough time for the sample-and-hold capacitors to acquire the analog signal. During the convert phase the comparator zeroing switches open, putting the comparator into compare mode. The input switches connect the C<sub>SMPL</sub> capacitors to ground, transferring the differential analog input charge onto the summing junctions. This input charge is successively compared with the binarily weighted charges supplied by the differential capacitive DAC. Bit decisions are made by the high speed comparator. At the end of a conversion, the differential DAC output balances the A<sub>IN</sub><sup>+</sup> and A<sub>IN</sub><sup>-</sup> input charges. The SAR contents (a 16-bit data word) which represent the difference of A<sub>IN</sub><sup>+</sup> and A<sub>IN</sub><sup>-</sup> are loaded into the 16-bit output latches.

#### **DIGITAL INTERFACE**

The A/D converter is designed to interface with microprocessors as a memory mapped device. The  $\overline{CS}$  and  $\overline{RD}$  control inputs are common to all peripheral memory interfacing. A separate  $\overline{CONVST}$  is used to initiate a conversion.

#### **Internal Clock**

The A/D converter has an internal clock that runs the A/D conversion. The internal clock is factory trimmed to achieve a typical conversion time of  $2.45\mu$ s and a maximum conversion time of  $2.8\mu$ s over the full temperature range. No external adjustments are required. The guaranteed maximum acquisition time is 480ns. In addition, a throughput time (acquisition + conversion) of  $3\mu$ s and a minimum sampling rate of 333ksps are guaranteed.

#### **Power Shutdown**

The LTC1604 provides two power shutdown modes, Nap and Sleep, to save power during inactive periods. The Nap mode reduces the power by 95% and leaves only the digital logic and reference powered up. The wake-up time from Nap to active is 200ns. In Sleep mode all bias currents are shut down and only leakage current remains m (about 1 $\mu$ A). Wake-up time from Sleep mode is much slower since the reference circuit must power up and settle. Sleep mode wake-up time is dependent on the value of the capacitor connected to the REFCOMP (Pin 4). The wake-up time is 160ms with the recommended 47 $\mu$ F capacitor.


Shutdown is controlled by Pin 33 ( $\overline{SHDN}$ ). The ADC is in shutdown when  $\overline{SHDN}$  is low. The shutdown mode is selected with Pin 32 ( $\overline{CS}$ ). When  $\overline{SHDN}$  is low,  $\overline{CS}$  low selects nap and  $\overline{CS}$  high selects sleep.


#### **Timing and Control**


Conversion start and data read operations are controlled by three digital inputs:  $\overrightarrow{CONVST}$ ,  $\overrightarrow{CS}$  and  $\overrightarrow{RD}$ . A falling edge applied to the  $\overrightarrow{CONVST}$  pin will start a conversion after the ADC has been selected (i.e.,  $\overrightarrow{CS}$  is low). Once initiated, it cannot be restarted until the conversion is complete. Converter status is indicated by the  $\overrightarrow{BUSY}$  output.  $\overrightarrow{BUSY}$  is low during a conversion.

We recommend using a narrow logic low or narrow logic high  $\overline{\text{CONVST}}$  pulse to start a conversion as shown in Figures 5 and 6. A narrow low or high  $\overline{\text{CONVST}}$  pulse prevents the rising edge of the  $\overline{\text{CONVST}}$  pulse from upsetting the critical bit decisions during the conversion time. Figure 4 shows the change of the differential nonlinearity error versus the low time of the  $\overline{\text{CONVST}}$  pulse. As shown, if  $\overline{\text{CONVST}}$  returns high early in the conversion (e.g.,  $\overline{\text{CONVST}}$  low time <500ns), accuracy is unaffected. Similarly, if  $\overline{\text{CONVST}}$  returns high after the conversion is over (e.g.,  $\overline{\text{CONVST}}$  low time >t<sub>CONV</sub>), accuracy is unaffected. For best results, keep t<sub>5</sub> less than 500ns or greater than t<sub>CONV</sub>.


Figures 5 through 9 show several different modes of operation. In modes 1a and 1b (Figures 5 and 6),  $\overline{CS}$  and  $\overline{RD}$  are both tied low. The falling edge of CONVST starts the
















Figure 4. Change in DNL vs CONVST Low Time. Be Sure the CONVST Pulse Returns High Early in the Conversion or After the End of Conversion




conversion. The data outputs are always enabled and data can be latched with the BUSY rising edge. Mode 1a shows operation with a narrow logic low CONVST pulse. Mode 1b shows a narrow logic high CONVST pulse.

In mode 2 (Figure 7)  $\overline{\text{CS}}$  is tied low. The falling edge of  $\overline{\text{CONVST}}$  signal starts the conversion. Data outputs are in three-state until read by the MPU with the  $\overline{\text{RD}}$  signal. Mode 2 can be used for operation with a shared data bus.

In slow memory and ROM modes (Figures 8 and 9)  $\overline{CS}$  is tied low and  $\overline{CONVST}$  and  $\overline{RD}$  are tied together. The MPU starts the conversion and reads the output with the combined  $\overline{CONVST}$ -RD signal. Conversions are started by the MPU or DSP (no external sample clock is needed).

In slow memory mode the processor applies a logic low to  $\overline{\text{RD}}$  (=  $\overline{\text{CONVST}}$ ), starting the conversion. BUSY goes low, forcing the processor into a wait state. The previous conversion result appears on the data outputs. When the conversion is complete, the new conversion results appear on the data outputs; BUSY goes high, releasing the processor and the processor takes  $\overline{\text{RD}}$  (=  $\overline{\text{CONVST}}$ ) back high and reads the new conversion data.

In ROM mode, the processor takes  $\overline{RD}$  (=  $\overline{CONVST}$ ) low, starting a conversion and reading the previous conversion result. After the conversion is complete, the processor can read the new result and initiate another conversion.






Figure 7. Mode 2.  $\overline{\text{CONVST}}$  Starts a Conversion. Data is Read by  $\overline{\text{RD}}$ 




Figure 8. Mode 2. Slow Memory Mode Timing





Figure 9. ROM Mode Timing



#### **PACKAGE DESCRIPTION** Dimensions in inches (millimeters) unless otherwise noted.



G Package 36-Lead Plastic SSOP (0.209)

\*\*DIMENSIONS DO NOT INCLUDE INTERLEAD FLASH. INTERLEAD FLASH SHALL NOT EXCEED 0.010" (0.254mm) PER SIDE



G36 SSOP 1196

### **RELATED PARTS**

#### SAMPLING ADCs

PART NUMBER	DESCRIPTION	COMMENTS
LTC1410	12-Bit, 1.25Msps, ±5V ADC	71.5dB SINAD at Nyquist, 150mW Dissipation
LTC1415	12-Bit, 1.25Msps, Single 5V ADC	55mW Power Dissipation, 72dB SINAD
LTC1419	Low Power 14-Bit, 800ksps ADC	True 14-Bit Linearity, 81.5dB SINAD, 150mW Dissipation
LTC1605	16-Bit, 100ksps, Single 5V ADC	±10V Inputs, 55mW, Byte or Parallel I/O

#### DACs

PART NUMBER	DESCRIPTION	COMMENTS
LTC1595	16-Bit Multiplying I <sub>OUT</sub> DAC in SO-8	$\pm 1$ LSB Max INL/DNL, Low Glitch, DAC8043 16-Bit Upgrade
LTC1596	16-Bit Multiplying I <sub>OUT</sub> DAC	$\pm 1 \text{LSB}$ Max INL/DNL, Low Glitch, AD7543/DAC8143 16-Bit Upgrade